

Semiconductor Devices II

Part 2

Chapter 5: Beyond CMOS devices

Andras Kis

andras.kis@epfl.ch

EPFL – École Polytechnique Fédérale de Lausanne
Electrical Engineering Institute



[Outline] Chapter 5: Beyond CMOS devices

Fundamental limits to power dissipation


- Landauer limit
- Von Neumann architecture
- Joule heating

Emerging concepts based on 2D materials


- Memory in logic
- Excitonic devices

Information processing, energy and reversibility

Consider the NAND logic gate and its truth table



A	B	A NAND B
0	0	1
0	1	1
1	0	1
1	1	0



Logically irreversible operation: 3 different input configurations give the same output ("1")

If we "destroy" the inputs and only keep the result, we have increased the entropy

Limits on computing: The Landauer limit

Erasure of N bits of information from a physical system results in:

- An increase in entropy of

$$\Delta S \geq k_B \ln(2) \cdot N$$

- Energy dissipation of

$$\Delta E \geq k_B T \ln(2) \cdot N$$


- For 1 bit:

$$\Delta E \geq k_B T \ln(2) = 2.86 \cdot 10^{-21} J$$

Limits on switching

For a charge-based switch

- Minimum switching energy is: $\Delta E_{sw_{min}} = 3k_B T \cdot \ln(2) \approx 10^{-20} \text{ J}$
- $\approx 3\times$ worse than Landauer



Cavin et al. J Nanopart Res (2006)

k_B
 T

Boltzmann constant
temperature

How about the entire system?

Intel Core i7 8700K processor (2017)

- Benchmark: 217 GOPS
- Dissipated power: 86.2 W

$$\begin{aligned}\frac{\text{Dissipated power}}{N \text{ operations}} &= \frac{86.2}{217 \cdot 10^9} = 3.97 \cdot 10^{-10} \frac{J}{flops} \\ &= 6.2 \cdot 10^{-12} \frac{J}{ops} \text{ (64 bits)}\end{aligned}$$


- Landauer limit:

$$2.86 \cdot 10^{-21} J/ops$$

We are $10^9\times$ worse than the Landauer limit!



Von Neumann architecture

Von Neumann bottleneck



Ch 2.1: Heat Dissipation in Small Transistors

Planar MOSFET – short channel effects; standby power dissipation



$$\lambda = \sqrt{\frac{\epsilon_{ch}}{\epsilon_{ox}} d_{ox} d_{ch}}$$



$\epsilon(\text{Si})=11.9$

To deplete the channel: L_g at least $3-5 \times \lambda$


Example:

2nm thin Si, 1nm SiO_2 : $L_g > 10\text{nm}$


Other Types of Current



Interlayer Excitons in TMDCs




Kang, Jun, et al, APL (2013)




Fang...Javey; PNAS (2014)

Interlayer Excitons in TMDCs




Kang, Jun, et al, APL (2013)

Photoluminescence spectra



Band Diagram



Spatial separation of charges:

- Built-in dipole moment $\rightarrow$ manipulation
- Long lifetime $\sim$ ns
- Large binding energy $\sim$ 100s of meV


Related work:

- Fang et al, PNAS (2014)
- P. Rivera, et al. *N. Com* (2015)
- P. Rivera, et al. *Science* (2016)
- Hanbicki, et al. *ACS Nano* (2016)


Exciton Manipulation in a Device

Exciton diffusion


Driving forces: ∇T , $\nabla \mu$



Excitation spot



IX emission




7 – 740 μW

Exciton Manipulation in a Device

Exciton diffusion



Driving forces: $\nabla T, \nabla \mu$



Simplest device:

Excitonic transistor/switch

IX emission




Exciton manipulation in a device

Exciton diffusion governed by diffusion equation with an external potential:

$$D \frac{\partial^2 n}{\partial x^2} - \frac{D}{k_B T} \frac{\partial}{\partial x} \left(\frac{\partial \varphi}{\partial x} n \right) + G - \frac{n}{\tau} = \frac{\partial n}{\partial t}$$


$$\varphi_{el} = \delta E = -p_z E_z(x, y)$$




j_{diff}	current
n	exciton concentration
D	diffusion coefficient
τ	exciton lifetime
G	generation rate
R	recombination rate
p	dipole moment
φ	exciton potential
k_B	Boltzmann constant

Ch 2.4: Optoelectronics and IT devices


Data load




Flexible devices




From the TV show Westworld



Excitonic Devices



Savage; IEEE Spectrum (2002)



100 TRANSISTORS FIT IN
1 SQUARE MICROMETER

1 OPTICAL MODULATOR FITS
IN 100 SQUARE MICROMETERS

Photonics Fail: Photonics will never be a real option to transport data from one part of a silicon chip to another. A single optical switch, a ring oscillator in this case, performs the same function as an individual transistor, but it takes up 10,000 times as much area.



Levi; IEEE Spectrum (2018)

device size $\gg$ particle size






photons: λ

excitons: Bohr radius

Room-temperature Excitonic Devices




Gate Control: Switching








Unuchek, Ciarrocchi,...,Kis; Nature (2018)


Gate Control: Switching



Gate Control: Enhanced Diffusion




Logic in Memory Concept





Credit: Giuseppe Iannaccone, University of Pisa

Logic in Memory Concept

Von Neumann




Logic in memory




Sebastian...Eleftheriou, Nat. Nanotech. (2020)


Logic in Memory




DRAM




Flash



RRAM






PCM



STT-MRAM

Performance metrics	DRAM	Flash	PCM	STT-MRAM	RRAM	HDD
Feature size (nm)	36	22	45	95	9	NA
Cell Area	$6F^2$	$4F^2$	$4F^2$	$4F^2$	$4F^2$	$\sim 256^*$
Write/Erase Time	$< 10\text{ns}$	$1/0.1\text{ms}$	100ns	$< 10\text{ms}$	$< 1\text{ns}$	5ms
Retention	64ms	$> 10\text{y}$	$> 10\text{y}$	$> 10\text{y}$	$> 10\text{y}$	$> 10\text{y}$
Endurance	$> 1\text{E}16$	$1\text{E}4$	$1\text{E}9$	$> 1\text{E}12$	$1\text{E}12$	$> 1\text{E}16$
Nonvolatility	N	Y	Y	Y	Y	Y
Multi-level capability	N	Y	Y	N	Y	-
Write Energy (J/bit)	$4\text{E}-15$	$> 2\text{E}-16$	$6\text{E}-16$	$2.5\text{E}-12$	$1\text{E}-13$	-
Standby Power (W/Gb)	$1\text{E}-1$	$1\text{E}-3$	$1\text{E}-3$	$1\text{E}-3$	$1\text{E}-3$	110





2D Logic with Memory




Advantages of 2D for logic in memory and flash memory:

- Reduced cell-to-cell interference
- Multilevel storage
- Possible scaling beyond 12 nm

2D Logic with Memory



Programmable Inverter






Q	IN		$X^{(Q)}$	
1	0	1	0	0
2	0	1	0	1
3	0	1	1	1


Logic input and memory states

$X^{(Q)}$	OUT
0	1
1	0


Memory states and logic output



Universal Logic Gates




2 Input



$$Y = \overline{X_1^{(Q1)} X_2^{(Q2)} + X_3^{(Q3)} X_4^{(Q4)}}$$


3 Input



$$Y = \overline{X_1^{(Q1)} X_2^{(Q2)} X_3^{(Q3)} + X_4^{(Q4)} X_5^{(Q5)} X_6^{(Q6)} + X_7^{(Q7)} X_8^{(Q8)} X_9^{(Q9)}}$$


Large-scale Integrated MoS₂ circuits

FGFET Matrix




Vector-Matrix Multiplication


$$\begin{bmatrix} I_1^+ \\ I_1^- \\ \vdots \\ I_M^- \end{bmatrix} = \begin{bmatrix} G_{11}^+ & G_{12}^+ & \dots & G_{1N}^+ \\ G_{21}^- & G_{22}^- & \dots & G_{2N}^- \\ \vdots & \vdots & \ddots & \vdots \\ G_{M1}^- & G_{M2}^- & \dots & G_{MN}^- \end{bmatrix} \cdot \begin{bmatrix} V_{DS1} \\ V_{DS2} \\ \vdots \\ V_{DS(N)} \end{bmatrix}$$



32x32 FGFET array
1024 devices



Floating-gate Field-Effect Transistor





Large-scale Integrated MoS₂ circuits

32×32 FGFET array

1024 devices

83% yield






Marega...Kis; Nature Electronics (2023)

In-Memory Signal Processing

Signal Filtering by Convolution

$$y = h * x$$



Recapitulation

Fundamental limits to power dissipation

- Landauer limit
- Von Neumann architecture
- Joule heating

Emerging concepts based on 2D materials

- Valley/spintronics
- Excitonic devices: currents, polarisation, valley polarisation
- Memory in logic